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Abstract
The TRAMS (Terascale Reliable Adaptive MEMORY Systems) project addresses in an evolutionary way the ultimate CMOS
scaling technologies and paves the way for revolutionary, most promising beyond-CMOS technologies. In this abstract we show
the significant variability levels of future 18 and 13 nm device bulk-CMOS technologies as well as its dramatic effect on the yield
of memory cells and circuits.
Keywords: Bulk-CMOS technology; Sub-22 nm technology nodes; SRAM memories
1. Introduction
The great challenge for future information technologies is building reliable systems on top of unreliable components,
which will degrade and even fail during the normal lifetime of the chip. Devising new approaches so that future
integrated circuits are resilient to lifetime degradation in a transparent manner for the users is becoming a requirement.
To achieve these ambitious targets the TRAMS project models and analyzes the variability and reliability issues
from the technology to the circuit and system level. The focus of TRAMS is the memory subsystem for tera-device
multicores in the personal computing and server domain, enabling reliable and cost-efficient ambitious applications
based on the grid and cloud-computing model. In this abstract we focus our attention on the variability analysis of
modern (45 nm, 32 nm, 22 nm) and future sub-22 nm (18 nm and 13 nm) CMOS devices, as well as its effect on the
yield and performances of 6T SRAM memory circuits.
2. Analysis of sub-22 nm CMOS devices
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conference organizers and published by Elsevier B.V. Open access under CC BY-NC-ND license.In statistical device simulation, the main resources of variability involved are random discrete dopants (RDD) and
line edge roughness (LER). In order to extract statistical compact models for future technologies it is necessary to
simulate an ensemble of devices; in this case we have simulated 200 microscopically different devices. Most device
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Table 1
Vth process variations for minimum size devices in 18 nm and 13 nm technologies.
Technology Vth for NMOS/PMOS 100x/nominal
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[8 nm 66.7 mV/116 mV 33%/58%
3 nm 78.8 mV/116 mV 39%/58%
eliability problems are associated with generation of fixed charges for the trapping of electrons and/or holes in defect
tates in the gate stack during circuit operation. The effect of these fixed charges cannot be considered alone as their
ffect is inextricably linked to other sources of variability, in particular the other discrete charges due to RDD. A
wo-stage statistical compact model parameter extraction strategy has been implemented. During the first stage, a
ombination of local optimization and group extraction strategy is employed to extract the complete nominal set of
SIM4 parameter using the Glasgow statistical compact model extractor MYSTIC. Table 1 shows the resulting high
evel of variability, expected in future technologies due to the effect of the distribution of dopants in the channel of the
ransistor. These levels are much higher that the ones we have in modern CMOS technologies (>22 nm).
. Analysis of the device variability impact on 6T SRAM circuits
An accurate analysis of the 6T SRAM bit cells has been performed for different technologies: 45, 32, 22, 16 (PTM
odels) and 18 and 13 nm (TRAMS technologies). The result of the analysis for a block memory of 512 kb (without
pare components) shows a dramatic reduction of the yield: 99% for 45 nm, 89% per 32 nm, 56% for 22 nm and lower
han 10 and 5% for 18 and 13 nm respectively as well as a huge dispersion of performances (higher that a 100% for
ccess time evaluation).
. Conclusions
This results imply a high requirement of new mechanism of variability and reliability mitigation as well as tolerance
nd self-repair for such technologies and also the need to evaluate alternative technologies, as FinFETS and III-V/Ge
n a soon/immediate future and CNTFET and others for next decades.
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